Compact Modeling of 0.35 micron SOI CMOS Technology Node for 4 K DC Operation using Verilog-A

A. Akturk, K. Eng, J. Hamlet +7